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ABSTRACT
In modern server CPUs, last-level cache (LLC) is a critical
hardware resource that exerts significant influence on the per-
formance of the workloads, and how to manage LLC is a
key to the performance isolation and QoS in the cloud with
multi-tenancy. In this paper, we argue that besides CPU cores,
high-speed network I/O is also important for LLC manage-
ment. This is because of an Intel architectural innovation –
Data Direct I/O (DDIO) – that directly injects the inbound I/O
traffic to (part of) the LLC instead of the main memory. We
summarize two problems caused by DDIO and show that (1)
the default DDIO configuration may not always achieve opti-
mal performance, (2) DDIO can decrease the performance of
non-I/O workloads which share LLC with it by as high as 32%.
We then present IOCA, the first LLC management mecha-
nism for network-centric platforms that treats the I/O as the
first-class citizen. IOCA monitors and analyzes the perfor-
mance of the cores, LLC, and DDIO using CPU’s hardware per-
formance counters, and adaptively adjusts the number of LLC
ways for DDIO or the tenants that demand more LLC capacity.
In addition, IOCA dynamically chooses the tenants that share
its LLC resource with DDIO, to minimize the performance
interference by both the tenants and the I/O. Our experiments
with multiple microbenchmarks and real-world applications in
two major end-host network models demonstrate that IOCA
can effectively reduce the performance degradation caused by
DDIO, with minimal overhead.
1. INTRODUCTION
The world has seen the dominance of Infrastructure-as-
a-Service (IaaS) in cloud data centers [65]. IaaS hides the
underlying hardware from the upper-level tenants and allows
multiple tenants to share the same physical platform with vir-
tualization technologies such as virtual machine (VM) and
container (i.e., workload collocation). This not only facilitates
the operation and management of the cloud but also achieves
high efficiency and hardware utilization.
However, the benefits of the workload collocation in the
multi-tenant cloud do not come for free. Different tenants may
contend with each other for the shared hardware resources,
which often incurs severe performance interference [14, 27,
49, 67]. Hence, we need to carefully allocate and isolate hard-
ware resources for tenants. Among these resources, the CPU’s
last-level cache (LLC), with much higher access speed than
the DRAM-based memory and limited capacity (e.g., tens of
MB), is a critical one [16, 27, 71, 99].
There have been a large body of work on how to partition
LLC for different CPU cores (and thus tenants) with hard-
ware or software methods [1, 7, 11, 58, 76, 77, 80, 87, 90–
93, 97, 98]. For instance, recent Intel Resource Director
Technology (RDT) enables LLC partitioning and monitor-
ing on commodity hardware in cache way granularity [32].
This spurs the innovation of LLC management mechanisms
in the real world for multi-tenancy and workload colloca-
tion [17, 24, 73, 81, 94, 95]. However, they all did not consider
the role and impact of high-speed I/O in their works by Intel’s
Data Direct I/O (DDIO) technology [44].
Traditionally, inbound data from (PCIe-based) I/O devices
is delivered to the main memory, and the CPU core will fetch
and process it later. However, such a scheme is inefficient as
to data access latency and memory bandwidth consumption.
Especially with the advent of I/O devices with extremely high
bandwidth (e.g., 100Gb network device [12] and 1Tb in the
near future [18]) – to the memory, CPU is not able to process
all inbound traffic in time. As a result, Rx/Tx buffers will get
overflown, and packet loss occurs. DDIO, instead, directly
steers the inbound data to (part of) the LLC, and thus signifi-
cantly relieves the burden of the memory (see Sec. 2.2), which
results in low processing latency and high throughput from the
core. In other words, DDIO lets the I/O share LLC’s ownership
with the core (i.e., I/O can also read/write cachelines), which
is especially meaningful for network-centric, I/O-intensive
platforms.
Typically, DDIO is completely transparent to the OS and
applications. However, this may lead to sub-optimal perfor-
mance, since (1) the network traffic fluctuates over time, and so
does the workload of each tenant, and (2) I/O devices can con-
tend LLC resource with the cores. Previously, researchers [25,
70, 72, 86] have identified the “Leaky DMA” problem, i.e.,
the size of the NIC Rx ring buffer can exceed the LLC capacity
for DDIO, which makes data move back and forth between the
LLC and main memory. While ResQ [86] proposed a simple
solution for this by properly sizing the Rx buffer, our experi-
ment shows that it often undesirably impacts the performance
(see Sec. 3.1). On the other hand, we also identify another
DDIO-related inefficiency, the “Latent Contender” problem
(see Sec. 3.2). That is, without being aware of DDIO, the CPU
core is assigned with the same LLC ways that the DDIO is
using, which incurs inefficient LLC utilization. Our exper-
iment shows that this problem can incur 32% performance
degradation even for non-networking workloads. These two
problems indicate the deficiency of pure core-oriented LLC
management mechanisms and necessitate the configurability
and awareness of DDIO for extreme I/O performance.
To this end, we propose IOCA, the first, to the best of our
knowledge, I/O-aware LLC management mechanism. IOCA
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Figure 1: Typical cache organization in modern server CPU,
conventional DMA path, and DDIO Technology for NIC.
periodically collects statistics of the core, LLC, and I/O activi-
ties by using CPU’s hardware performance counters. Based on
the statistics, IOCA determines the current system state with
a finite state machine (FSM), and then allocates the LLC ways
for either CPU cores or DDIO adaptively. This helps alleviate
the impact of the Leaky DMA problem. In addition, IOCA
shuffles the LLC ways allocation to avoid memory-intensive
tenants sharing the LLC ways with DDIO, so that the perfor-
mance interference between the core and I/O (i.e., the Latent
Contender problem) can be reduced.
We develop IOCA as a user-space daemon in Linux and
evaluate it on a commodity server system with multiple real-
world applications and two popular end-host network models.
Our results show that compared to a case running a single
workload, applying IOCA in co-running scenarios can re-
strict the performance degradation of both networking and
non-networking applications to less than 10%, while without
IOCA, such degradation can be as high as∼30%.
Overall, we make the following contributions in this paper:
• We identify and summarize the inefficiencies of the current
DDIO usages that cause sub-optimal performance in multi-
tenant cloud environments, as well as the deficiency of the
previous solution.
• We propose IOCA, the first I/O aware LLC management
mechanism, to achieve better performance isolation.
• We develop and evaluate IOCA on a commodity server
and show that it can better utilize DDIO, effectively reduce
the performance interference between networking and non-
networking applications to a relatively low level, compared
to LLC partitioning that is unaware of DDIO.
2. BACKGROUND
2.1 Managing LLC in Modern Server CPU
In modern server-class CPUs, shared Last-Level Cache
(LLC) is an important on-chip resource to achieve high per-
formance. As studied in multiple works [27, 50, 61], sharing
LLC can cause performance interference among the collo-
cated VM/containers. This motivates the practice of LLC
monitoring and partitioning on modern server CPUs. Since
the Xeon E5 v3 generation, Intel began to provide a set of
techniques, named Resource Director Technology (RDT) [41],
for resource management in the memory hierarchy. In this set,
Cache Monitoring Technology (CMT) provides the ability to
monitor the LLC utilization by different cores; Cache Alloca-
tion Technology (CAT) can assign LLC ways to different cores
(and thus different applications or VMs/containers) [32].1 Pro-
grammers can leverage these techniques by simply access-
ing corresponding Model-Specific Registers (MSRs) or using
high-level libraries [45]. Furthermore, different mechanisms
can be built atop RDT, to achieve dynamic management of
LLC [17, 24, 58, 73, 81, 94, 95].
2.2 Data Direct I/O Technology
Conventionally, direct memory access (DMA) operations
from a PCIe device2 use memory as the destination. That is,
when transferring packets from the NIC to the host, the packet
data will be written to the memory with addresses designated
by the packet descriptors, as demonstrated in Fig. 1. Later,
when the CPU core has been informed about the ready packets,
it will fetch the data from the memory to the cache hierarchy
for future processing. However, as the bandwidth of the com-
modity network increases dramatically in the past decades, two
drawbacks of such a DMA scheme become salient: (1) Access-
ing memory is relatively time-consuming, which can poten-
tially limit the performance of packet processing. Suppose we
have 100Gb inbound traffic. For a 64B packet with 20B Ether-
net overhead, the packet arrival rate is 148.8 Mpps. This means
any component on the I/O path, like I/O controller or core, has
to spend no more than 6.7ns on each packet, or packet loss
will occur. (2) It consumes much memory bandwidth. Again
with 100Gb inbound traffic, for each packet, it will be written
to and read from memory at least once, which easily leads to
100Gb/s×2=25GB/s memory bandwidth consumption.
To relieve the burden of memory, Intel proposed Direct
Cache Access (DCA) technique [33], which allows the NIC to
write data directly to CPU’s LLC. And in modern Intel Xeon
CPUs, this has been implemented as Data Direct I/O Tech-
nology (DDIO) [36, 44], which is transparent to the software.
Specifically, as shown in Fig. 1, when the CPU receives data
from the NIC, an LLC lookup will be performed to check if
the cacheline with the corresponding address is present with
a valid state. If so, this cacheline will be updated with the
inbound data (i.e., write update). If not, the inbound data
will be allocated to the LLC (i.e., write allocate), and dirty
cachelines may be evicted to the memory. By default, DDIO
can only perform write allocate on two LLC ways (i.e., Way
N−1 and Way N in Fig. 1). Similarly, with DDIO, a NIC can
directly read data from the LLC; if the data is not present, the
NIC will read it from the memory instead, but not allocate it in
the LLC. DDIO cuts the packet processing latency by remov-
ing the memory trip time [57]. Also, with DDIO, the memory
bandwidth consumption of the network packet processing can
be significantly reduced [2].
Note that although DDIO is Intel-specific, the basic concept
is general, as other CPUs also have DDIO’s counterparts, like
ARM’s Cache Stashing [6].
2.3 End-host Network in Virtualized Servers
Servers in the modern cloud are usually virtualized. That
is, multiple tenants (either VMs or containers) can co-exist in
the same physical server by sharing hardware resources. Tra-
1Note that with CAT, a core can only allocate cachelines to its
assigned LLC ways, but can still load/update cachelines from all the
LLC ways.
2In this paper, we mostly focus on PCIe-based NIC.
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Figure 3: DPDK l3fwd performance with different Rx ring
buffer sizes in RFC2544 test.
ditionally, these tenants are connected to the physical network
and each other via a network bridge (i.e., Linux bridge). As
the trend of network virtualization [54] and software-defined
networking (SDN), however, the Linux bridges become unsat-
isfactory to the performance and functionality requirement of
the end-host network. Hence, modern data centers adopt two
models to tackle this problem (see Fig. 2). The key difference
is the way they interact with the physical NIC.
First, SDN-compatible virtual switches, such as Open vSwitch
(OVS) [75] and VFP [22], have been developed and deployed.
As demonstrated in Fig. 2a, the virtual switch controls the
physical NIC and sends/receives packets to/from it. Tenants
are connected to the virtual switch’s bridges via interfaces
like virtio [79]. With kernel-bypass network libraries (e.g.,
DPDK [37]), such virtual switches can achieve high through-
put and low latency. Since all traffic in this model needs to go
through the virtual switch, we call this model “aggregation”.
For the second model, the hardware-based single root in-
put/output virtualization (SR-IOV) technique [15] has been
leveraged. We depict this model in Fig. 2b. With SR-IOV,
a single physical NIC can be virtualized to multiple virtual
functions (VFs), each with dedicated hardware queue(s) [46].
While the physical function (PF) is still connected to the host
OS/hypervisor, we can bind the VFs directly to the tenants,
and thus bypass the host OS/hypervisor. In other words, the
basic switching functionality is offloaded to the NIC hardware,
and each tenant directly talks to the physical NICs for packet
reception and transmission. Since this model disaggregates
the hardware resource and assigns it to different tenants, it is
also called “slicing”. Note that, many hardware offloading so-
lutions for virtual switches [23, 68] can be intrinsically treated
as the slicing model.
3. THE IMPACT OF I/O ON LLC
In general, DDIO benefits the system performance. How-
ever, the static allocation of LLC does not always bring optimal
performance due to two problems. Here we discuss them sep-
arately.
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Figure 4: DDIO effect on X-Mem performance.
3.1 The Leaky DMA Problem
The first one is the “Leaky DMA” problem, as observed by
multiple papers [25, 70, 72, 86]. That is, since by default there
are only two LLC ways for DDIO’s write allocate, when the
inbound data rate (i.e., NIC Rx rate) is higher than the rate that
CPU cores can process, it is highly possible that the data in
LLC waiting for processing is evicted to the memory by the
newly incoming data, and later is brought back to the LLC
again when cores need it. This incurs extra memory read/write
bandwidth consumption, as well as increases the latency of
processing each packet and eventually leads to a performance
drop.
In ResQ, the authors propose to solve this problem by reduc-
ing the size of the Rx/Tx buffers. However, this workaround is
not flawless. In a cloud environment, tens or even hundreds of
VMs/containers can share a couple of physical ports through
the virtualized network [35, 60]. If the total count of entries
in all buffers is maintained below the default DDIO’s LLC
capacity, each VM/container only gets a very shallow buffer.
For example, assume that in the SR-IOV setup where we have
20 containers, each assigned a virtual function to receive traf-
fic, and that each packet is around 1KB. To guarantee all the
queues can be accommodated in the DDIO’s cache capacity
(several MB), each buffer can only have a small number of
entries. A shallow Rx/Tx buffer can lead to severe packet
drop issues, especially when we have bursty traffic, which is
ubiquitous in modern cloud services [5].
Here we run a simple experiment to demonstrate such in-
efficiency (see Sec. 6.1 for details of our testbed). We set up
DPDK l3fwd application to do TCP traffic routing. This appli-
cation will look at the header of each network packet up against
a flow table of 1 million flows. The packet is forwarded if a
match is found. We run an RFC2544 non-packet-drop test [69]
with the 40GbE NIC and a traffic generator machine. From
the results in Fig. 3, we see that by cutting half the buffer size
(from 1024 to 512), the maximum throughput can drop by
13%. If we use a small buffer of 64 entries, the throughput is
less than one-tenth of the original throughput. This motivates
us not to merely reduce the Rx/Tx buffer size, but to tune the
DDIO’s LLC capacity adaptively.
3.2 The Latent Contender Problem
We identify a second problem caused by DDIO – the “Latent
Contender” problem. That is, since none of the current LLC
management mechanisms is I/O-aware, when allocating LLC
ways for different cores with CAT, they may unconsciously
allocate DDIO’s LLC ways to certain cores running LLC-
sensitive workloads. This means even if, from the core point
of view, these LLC ways are completely isolated, DDIO is
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actually still contending with the cores for the capacity.
We run another experiment to further demonstrate this prob-
lem. In this experiment, we first set up a container, which is
bound to one CPU core, two LLC ways (i.e., Way 0−1) and
one NIC VF. This container is running DPDK l3fwd with 40Gb
traffic. We then set up another container, which is running
on another core. We run X-Mem [26], a microbenchmark for
memory behavior of the cloud applications. We increment the
working set of X-Mem from 4MB to 16MB3 and apply the
random-read memory access pattern. We measure the average
latency and throughput of X-Mem in two cases: (1) the con-
tainer is bound to two dedicated LLC ways (i.e., no overlap),
and (2) the container is bind to the two DDIO’s LLC ways (i.e.,
DDIO overlap). As the results in Fig. 4 show, even if X-Mem
and l3fwd do not explicitly share any LLC ways from the core
point of view, DDIO may still worsen X-Mem’s throughput
by at most 26.0% and average latency by at most 32.0%. This
lets us think of how we should select tenants that share LLC
ways with DDIO.
4. IOCA DESIGN
IOCA is an I/O-aware LLC management mechanism that
makes better use of DDIO technology for various situations in
multi-tenant servers. We achieve this by dynamically config-
uring the LLC ways for DDIO, considering the characteristics
of both the I/O and the core. When IOCA detects an increas-
ing amount of LLC misses from DDIO traffic, it first decides
whether the misses are caused by the I/O traffic or by the ap-
plication running in the cores. Based on the decision, IOCA
allocates more or fewer LLC ways to either the core of the
DDIO to mitigate the core-to-I/O or I/O-to-I/O interference.
IOCA can also shuffle tenants’ LLC allocation to further re-
duce core-I/O contention. More specifically, IOCA performs
six steps to achieve its objective: Get Tenant Info, LLC Alloc,
Poll Prof Data, State Transition, LLC Re-alloc, and Sleep.
These steps are organized in a way demonstrated in Fig. 5. We
describe each of the steps in detail in this section.
4.1 Get Tenant Info and LLC Alloc
At initialization (or tenants change), IOCA obtains infor-
mation of the tenants and the available hardware resources
through the Get Tenant Info step. For hardware resources,
it needs to know the allocated cores and LLC ways for each
tenant. For software, it requires two pieces of information.
The first one is whether the tenant’s workload is “networking”
or not. This can help IOCA to decide whether a performance
fluctuation is caused by I/O or not, since non-I/O applications
also have execution phases with different behaviors. Note that
3Since the LLC is non-inclusive, we need a working set larger than
L2 cache size (1MB).
a non-networking tenant may maintain the basic connection
to the network (for ssh, etc.), but does not trigger intensive I/O
traffic as a “networking” tenant. The second one is the priority
of each tenant. To improve resource utilization, modern data
centers tend to collocate workloads with different priorities
on the same physical platform [27, 30, 61]. Since the cluster
management software commonly provides hints for such pri-
orities [85, 89], IOCA can obtain such information directly.
In IOCA, we assume two possible priorities for each work-
load – “performance-sensitive” (PS) and “best-effort” (BE)4
to each tenant. This is to demonstrate the basic idea and mech-
anism of IOCA, and the types of priorities can be extended in
real-world deployment.
IOCA maintains a table to store (and update) aforemen-
tioned information for all the tenants. Although the virtual
switch is not a tenant, we still keep the record for it in the table
and assign it with a special priority. After getting the tenant
information, IOCA allocates the LLC ways for each tenant
accordingly (i.e., LLC Alloc)5.
4.2 Poll Prof Data
In this step, IOCA polls the performance status of each
tenant to decide the optimal LLC allocation. Using the application-
level metrics (operations per second, tail latency, etc.) is not
a good strategy here since such metrics vary across tenants,
and thus are difficult to be reasoned about. Instead, we directly
get the profiling statistics of hardware events by polling the
hardware performance counters. Specifically, we collect the
statistics of the following events in IOCA:
Instruction per cycle (IPC). IPC is a commonly-used metric
to measure the execution performance of a program on a CPU
core [9, 49, 66, 71]. We also use it to detect tenants’ perfor-
mance degradation and improvement. IPC can be derived from
retired_instruction_count / unhalted_cycles.
LLC reference and miss. LLC reference and miss counts
reflect the memory access characteristic of a workload. We
can also derive the LLC miss rate from these values. LLC
miss rate is yet another critical metric for workload perfor-
mance [10, 88].
DDIO hit and miss. DDIO hit is the number of DDIO transac-
tions that apply write update, meaning the targeted cacheline
is already in the LLC; DDIO miss reflects the number of DDIO
transactions that apply write allocate, which indicates a vic-
tim cacheline has to be evicted out of the LLC for the allocation.
These two metrics reflect the intensity of the I/O traffic, and
the pressure it puts on the LLC.
IPC and LLC reference/miss are per-core metrics, so we
collect the data from each core that is occupied by tenants. If
a tenant is occupying more than one core, we aggregate the
values as the tenant’s result. DDIO hit/miss are chip-wise
metrics, which means we only need to collect them once per
CPU, and cannot distinguish between DDIO hit/miss caused
by different devices or applications.
After collecting these events’ data, IOCA will compare
them with the ones collected during the previous iteration. If
the delta of one of the events is larger than a thresholdTHRESH-
4BE does not necessarily mean a bandwidth-dominant application.
5We assume the cores have been assigned to each tenant by the
orchestrator such as Kubernetes.
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OLD_STABLE (i.e., the profiling is not stable), IOCA will
jump to the State Transition step to determine how to (po-
tentially) adjust the LLC allocation. Otherwise, it will regard
the status of the system as unchanged and jump to Sleep step,
waiting for the next iteration. However, there are three cases
where we do not jump to the State Transition step: (1) If we
only see IPC change, but no significant LLC reference/miss
and DDIO hit/miss count change, we assume that this change
is attributed to neither cache/memory nor I/O. (2) If we observe
IPC change of a non-networking tenant (no DDIO overlap)
with corresponding LLC reference/miss change, but no signif-
icant DDIO hit/miss count change over the system, we know
this is mainly caused by CPU core’s demand of LLC space. In
this case, other existing mechanisms [17, 24, 73, 81, 94, 95]
can be called to allocate LLC ways for the tenant. (3) If we
observe IPC change of a non-networking tenant (with DDIO
overlap) with corresponding LLC reference/miss change and
DDIO hit/miss change, we will try shuffling LLC ways allo-
cation (see Sec. 4.4) at first.
4.3 State Transition
The core of IOCA design is a system-level (not per-tenant)
FSM, which determines the current state of the system based
on the profiling data from Poll Prof Data. We depict the
IOCA FSM in Fig. 6. In total, there are five states in the FSM:
Low Keep. In this state, the I/O traffic is not intensive and does
not press the LLC (i.e., does not contend with cores for the LLC
resource). IOCA is in this state if the DDIO miss count is small.
Note that the value of DDIO hit count is not necessarily small,
since if most DDIO transactions can end up with write update,
which does not trash the LLC. Since I/O traffic does not trigger
extensive cache misses, we always keep the number of LLC
ways for DDIO at the smallest value (DDIO_WAYS_MIN).
High Keep. This is a state where we have already allocated the
largest number of LLC ways for DDIO (DDIO_WAYS_MAX),
regardless of the numbers of DDIO miss and hit. We set such
upper bound because we do not expect DDIO to compete with
cores without any constraints across the entire LLC, espe-
cially when there is PS tenant running in the system with high
priority.
I/O Demand. This is a state where the I/O contends with
cores for the LLC resource. In this state, I/O traffic becomes
intensive, and the LLC space for write update can not satisfy
the demand of DDIO transactions. As a result, more write
allocate (DDIO miss) happen in the system, causing a large
amount of cacheline evictions.
Core Demand. In this state, the I/O also contends with cores
for the LLC resource, but the reason is different. Specifically,
now the core demands more LLC space. In other words, a
memory-intensive networking application is running on the
core. As a result, the Rx buffer is frequently evicted from the
LLC ways that are allocated for the core, which leads to a
decrease of the DDIO hit and an increase of the DDIO miss.
Reclaim. Similar to Low Keep, in this state, the I/O traffic is
not intensive either. The difference is, the number of LLC ways
for DDIO is at a medium level, which is potentially wasteful.
In this case, we should consider reclaiming some LLC ways
from DDIO. Also, the LLC ways for a specific tenant can be
more than enough, which motivates us to reclaim LLC ways
from the core.
We then describe the transitions between states. IOCA
starts from the Low keep state. When the number of DDIO
miss is greater than a threshold THRESHOLD_MISS_LOW,
it indicates that the current LLC ways for DDIO are insuffi-
cient. IOCA determines the next state by further examining
the value of DDIO hit and LLC reference. Decrease of the
DDIO hit count with more LLC references implies the core(s)
is increasingly contending the LLC with DDIO, and the entries
in the Rx buffer(s) are frequently evicted from the LLC. In this
case, IOCA moves to the Core Demand state ( 3 ). Otherwise,
the DDIO miss is attributed to the more intensive I/O traffic.
Hence, we move to the I/O Demand state ( 1 ).
In the Core Demand state, we regard the decrease of the
DDIO miss rate as a signal of system balance and will go back
to the Reclaim state ( 8 ). If we observe an increase of DDIO
miss count without fewer DDIO hits, we go to I/O Demand
state ( 4 ) since right now, the core is no longer the major com-
petitor. If we observe neither of the two events, IOCA will
stay at the Core Demand state.
In the I/O Demand state, if we still observe a large amount
of DDIO miss, we keep in this state until we have allocated
DDIO_WAYS_MAX number of ways to DDIO, and then tran-
sit to High Keep state ( 10 ). If a significant degradation of
DDIO miss appears, we assume the LLC ways for DDIO is
over-provisioned and thus will go to the Reclaim state ( 6 ).
Meanwhile, fewer DDIO hits and stable or even more DDIO
misses indicate that core is contending LLC, so we go to the
Core Demand state ( 7 ). Also, the High Keep state obeys the
same rule ( 11 and 12 ).
We keep in the Reclaim state if we do not observe a mean-
ingful increase of DDIO miss count until we have reached the
DDIO_WAYS_MIN number of ways of LLC for DDIO, then
we move to the Low Keep state ( 2 ). Otherwise, we move to
the I/O Demand state so that more LLC ways can be allocated
for DDIO to amortize the pressure of intensive I/O traffic ( 5 ).
At the same time, if we also observe a decrease in DDIO hit
count, we will go to the Core Demand state ( 9 ).
4.4 LLC Re-alloc
After the state transition, IOCA will take the corresponding
actions, i.e., re-allocate LLC ways for DDIO or cores.
First, IOCA changes the number of LLC ways that are as-
signed to DDIO or tenants. In the I/O Demand state, IOCA
increases the number of LLC ways for DDIO by one per iter-
ation. In the Core Demand state, IOCA increases the number
of LLC ways for the selected tenant by one per iteration. In
Low Keep and High Keep states, IOCA does not change the
LLC allocation. In the Reclaim state, IOCA reclaims one
LLC way from DDIO or core per iteration, depending on the
5
values it observes (e.g., smaller LLC miss count of the system
or smaller LLC reference count of a tenant).
IOCA should identify the workload that requires more or
fewer LLC ways in the Core Demand and Reclaim states. The
mechanism depends on the models of the end-host network we
are applying. In the aggregation model, all the Rx/Tx buffers
are allocated and managed by the virtual switch (e.g., OVS).
This means a performance drop of the virtual switch can bottle-
neck the performance of the networking applications running
in the attached tenants. So, in this case, IOCA increases/de-
creases the number of LLC ways for virtual switch’s cores at
first. In the slicing model, however, the Rx/Tx buffers of each
VF are managed by the tenants themselves. IOCA selects the
tenant that needs more LLC ways from all network-related
tenants by sorting their delta of LLC miss rate (in percentage)
between the current and the last iteration and chooses the one
with the most LLC miss rate increase. In this way, we are able
to satisfy the LLC demand of the corresponding cores, and
thus reduce the DDIO miss.
Second, IOCA will shuffle the LLC ways that have been
assigned to tenants, i.e., properly select the tenants that share
LLC ways with DDIO. As we discussed in Sec. 3.2, sharing
LLC ways with DDIO can incur performance degradation of
the core, even if the core is running a non-networking workload.
Hence, it is necessary to reduce such interference. First of all,
we should avoid any core-I/O sharing of LLC ways, if LLC
ways have not been fully allocated. If sharing is necessary, intu-
itively, the tenants running PS workloads (high priority) should
be isolated from LLC ways for DDIO as much as possible. So
IOCA tries the best only to overlap the LLC ways for best-
effort tenants with DDIO. At the same time, we do not want
the BE tenants to contend LLC with DDIO too much since the
PS tenants’ performance is correlated to DDIO’s [72, 86]. So
before shuffling, IOCA sorts all the best-effort tenants by their
LLC reference count in the current iteration, and choose the
one(s) with the smallest value to share LLC ways with DDIO.
4.5 Sleep
Since the LLC needs to be re-filled in order to be utilized, the
effect of LLC allocation may take some time to show up after
the LLC Re-alloc step. Also, polling the performance counters
are not for free – it suffers from the overhead of accessing
the corresponding registers and data processing (see Sec. 6.4).
Hence, it is necessary to select a proper polling interval for
IOCA. During this interval, IOCA will simply sleep to let
the OS schedule other tasks on the core. After each Sleep, if
IOCA is informed about changes of tenants (e.g., tenant addi-
tion/removal, change from non-networkinng to networking), it
will go through the Get Tenant Info and LLC Alloc steps. Oth-
erwise, it will conduct the next iteration of Poll Prof Data.
4.6 Putting it Together: Two Examples
We use two tangible examples to illustrate how IOCA works
(see Fig. 7). In the first example (Fig. 7a), we use the aggre-
gation model for the end-host network, and the throughput of
network traffic is fixed. We have three tenants, one PS and two
BE. Each tenant is assigned with different LLC ways. In the
beginning, the flow count of the network traffic is small, and
BE Tenant 2 shares LLC ways with DDIO. At the time t1, a
large number of flows appear in the traffic. As a result, the flow
Virtual Switch
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t1 t2
More 
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(a) Example 1 with aggregation model.
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(b) Example 2 with slicing model.
Figure 7: Two examples of LLC allocation with IOCA.
table in the virtual switch becomes larger and requires more
LLC capacity than the two LLC ways that are already assigned.
Hence, IOCA detects more DDIO misses and fewer DDIO
hits, and goes to the Core Demand state. Then, two more LLC
ways are assigned to the virtual switch (one for each iteration),
so that the system reaches a new balance. To make room for
the virtual switch, we shift the LLC ways of other tenants and
let BE Tenant 2 share LLC ways with DDIO. At the time t2,
many flows have ended, and there is no need for the virtual
switch to maintain a big flow table in the LLC. IOCA goes to
the Reclaim state and reclaims two LLC ways from the virtual
switch. Also, since now we have idle LLC ways, we remove
the core-I/O sharing of LLC ways.
In the second example (Fig. 7b), we assume the slicing
model with the same tenants setup, and the throughput of the
network traffic begins from a low intensity. At the time t1,
more traffic comes into PS Tenant, and the number of LLC
ways for DDIO becomes insufficient, which leads to more
DDIO misses. IOCA detects this situation and transits to
the I/O Demand state, allocating more LLC ways for DDIO
to achieve the balance. At the time t2, the workload in BE
Tenant 2 enters a new phase, which is LLC-consuming. IOCA
notices this by the delta of LLC reference count and let BE
Tenant 1, which consumes less LLC, share the LLC ways with
DDIO to reduce the performance interference. At the time t3,
the amount of incoming network traffic is decreasing, and the
LLC ways for DDIO is more than enough. Thus, IOCA can
reclaim some LLC ways from DDIO.
5. IMPLEMENTATION
We implement IOCA as a user-space daemon, which is
transparent to the application and the OS. Currently, we choose
user-space implementation because it is more portable and
flexible. However, IOCA can be implemented as a kernel mod-
ule as well. Since the x86 instructions for MSR manipulation
(rdmsr and wrmsr) are ring-0, a kernel-space implementation
can potentially have lower monitoring and control overhead.
Note that IOCA can also be integrated into other CPU resource
management systems [73, 94, 95].
LLC allocation. For standard CAT functionalities (i.e., allo-
cating LLC ways for cores), we leverage APIs from the Intel
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Table 1: Configuration of Intel Xeon 6140 CPU.
Cores 18 cores, 2.3GHz
Caches
8-way 32KB L1D/L1I,
16-way 1MB L2,
11-way 24.75MB non-inclusive shared LLC
(split to 18 slices)
Memory 6 DDR4 channels
pqos library [45]. To better isolate different applications and
demonstrate the influence of DDIO, we do not overlap LLC
ways across different tenants (but it can be explored [24, 94]).
For changing and querying the LLC ways for DDIO, we write
and read the DDIO-related MSRs (documented in [38]) via
the msr kernel module.
Profiling and monitoring. Similarly, for normal profiling
and monitoring (LLC miss, IPC, etc.), we use pqos’s APIs.
For monitoring DDIO’s hit and miss, we use the uncore per-
formance counters [43]. It is worth noting that modern Intel
CPUs apply the non-uniform cache access (NUCA) architec-
ture [34, 53] to physically split the LLC into multiple slices.
To reduce the monitoring overhead, for each DDIO event, we
only use the performance counters in the Caching and Home
Agent (CHA, the controller of each LLC slice in Intel CPUs)
of one LLC slice. Since modern Intel CPUs apply a hashing
mechanism for LLC addressing [47, 59, 63], the data (from
both the core and the DDIO) is distributed to all the LLC slices
evenly. Hence, by only accessing one LLC slice’s performance
counters, we can infer the full picture of the DDIO traffic by
multiplying it by the number of slices.
Tenant awareness. Since CAT assigns LLC ways to cores,
we need to know the core affiliation of each tenant, or specif-
ically, each container. For simplicity, we keep such affiliation
records in a text file. When the daemon is starting, it will
first read and parse the records from this file. Note that in the
real-world cloud environment, IOCA can have an interface to
the container orchestrator or scheduler (e.g., Kubernetes [55]),
so that it can dynamically query the affiliation information.
6. EVALUATION
6.1 Setup
Hardware. We do experiments on a quad-socket Intel server
with Xeon Scalable Gold 6140 CPUs [42] (Hyper-Threading
disabled). The CPU configuration is shown in Tab. 1. The
server has 512GB DDR4 memory and two Intel XL710 40GbE
NICs [39] (both attached to socket-0). We connect each NIC
directly to another server as the traffic generator.
System software. To reflect the multi-tenant cloud environ-
ment, we run applications in docker containers. For network
connectivity, we have two models. (1) Aggregation: we con-
nect the physical NICs and containers via Open vSwitch [75]
(DPDK-based). (2) Slicing: we bind a VF of the physical
NIC to each container with SR-IOV technique. By default, we
use 1024 entries as the Rx/Tx buffer size. For the containers
that require a TCP/IP stack, we use DPDK-ANS [4] for high
performance. Both the host and the containers run Ubuntu
18.04. To not disturb the execution of tenants’ application, we
run IOCA daemon on a dedicated core.
IOCA parameters. We use empirical parameters listed in
Tab. 2. They can be tuned based on various QoS requirements
Table 2: IOCA parameters.
Name Value
THRESHOLD_STABLE 3%
THRESHOLD_MISS_LOW 1M
DDIO_WAYS_MIN/MAX 1/6
Sleep interval 1 second
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Figure 8: System performance with different packet sizes.
and hardware configurations.
6.2 Microbenchmark Results
Solving the Leaky DMA problem. We verify whether IOCA
can effectively alleviate the Leaky DMA problem described
in Sec. 3.1. For the aggregation model, we set up two contain-
ers running DPDK test-pmd, each with two dedicated cores
and one dedicated LLC way, both connected to OVS, which
is running on two dedicated cores and two dedicated LLC
ways. Also, the two NICs are connected to OVS. To reduce the
overhead of other factors, we insert four rules to OVS, “NIC0-
>Container0”, “NIC1->Container1”, “Container0->NIC0”,
and “Container1->NIC1”. Both NICs send single-flow traffic
with line rate. With such settings, the LLC miss of OVS itself
is negligible and thus will not affect the performance. We start
the experiment from 64B packet size, and over time, when the
performance of OVS gets stable, we double the packet size
until the MTU size (1.5KB).
We collect the performance numbers of baseline (i.e., de-
fault DDIO configuration without IOCA, but with basic CAT
for cores) and IOCA case and show them in Fig. 8. The most
essential results are DDIO hit count (Fig. 8a) and miss count
(Fig. 8b). When the packet size is small, the default two LLC
ways for DDIO are enough to contain the on-the-fly inbound
packets, which means there is no need for IOCA to change
the state and allocate more LLC ways for DDIO; however, as
packet size increases over time, on-the-fly packets put much
more pressure on the LLC, and thus the default two LLC ways
become deficient, which is reflected on the increase of DDIO
miss count. At this time, IOCA detects the unstable status and
transits its state to I/O Demand, and thus allocates more LLC
ways for DDIO (one by each time). As a result, the DDIO hit
count with IOCA is higher than the baseline, and the DDIO
miss count is lower. This leads to better memory throughput
performance in Fig. 8c. We can find that with IOCA, the
memory bandwidth consumption can be reduced by at most
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Figure 10: The performance of X-Mem in container 4.
15.6%. Note that since the limited capacity of LLC, IOCA
is not able to eliminate the memory traffic. It is desirable to
combine IOCA and a slightly smaller Rx buffer (e.g., 512 in
Fig. 3) to achieve even better memory traffic reduction with
modest throughput loss. We also plot OVS performance in
Fig. 8d. Instruction per cycle (IPC) and cycle per packet (CPP)
are measured. Again, with large packet sizes, IOCA is able
to improve OVS’s IPC by ∼ 5% and also reduce CPP. This
improvement requires no software/hardware modification and
can be even more significant with much higher bandwidth NIC
in the future.
At the same time, IOCA can still identify the core’s demand
for LLC capacity in a networking application. We demonstrate
this with a second experiment with similar settings. The differ-
ence is, we fix the packet size at 64B (so that cores will be the
dominant source of LLC miss). We start the line-rate traffic
from single flow, and gradually increase the number of flows
in the traffic, and report the performance in Fig. 9. To maintain
the growing number of flows in its internal flow table, OVS
requires an increasing amount of memory space. Hence, if we
keep the static initial LLC allocation for OVS, it will suffer
from higher LLC miss count after more than 1k flows, and thus
lower IPC. On the other hand, IOCA, by detecting the drop of
IPC and the increase of LLC miss rate, is able to identify the de-
mand for LLC of OVS’s cores and allocate more LLC ways for
these cores. As a result, OVS maintains a low LLC miss count
and gains at most 11.4% higher IPC than the baseline. Note
that with more flows, the IPC and CPP inevitably get worse
since OVS’s design [75] leads to more (slower) wildcarding
lookups instead of pure (faster) exact match lookups.
Solving the Latent Contender problem.6 With the slicing
6In this experiment, we temporarily disable IOCA’s functionality
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Figure 11: IOCA LLC allocation for the five containers.
model, we demonstrate whether IOCA can efficiently choose
the LLC sharing policy between core and I/O. We have one VF
for each NIC and bind them to two containers (0 and 1, marked
as PS) running DPDK test-pmd. Each container runs on one
dedicated core, and they share three dedicated LLC ways (no
DDIO overlap). On each NIC, we generate single-flow line-
rate traffic with different packet sizes. Packets in test-pmd
will be bounced back to the NIC as outbound traffic. Besides,
we have three identical containers (2 and 3 as BE, 4 as PS),
each with one dedicated core and two dedicated LLC ways (no
DDIO overlap) running X-Mem (random read pattern). In the
beginning, all X-Mem containers have a working set of 2MB.
At time t1, we increase the working set size of container 4 to
10MB (L2 cache size + 4 LLC ways size). Furthermore, at time
t2, when the system has been stable, we manually increase
LLC ways count for DDIO from two to four, and wait for
the system to become stable again. Besides the baseline and
IOCA, we also test a case named Core-only, which means we
only adjust the LLC allocation without I/O awareness7. This is
to emulate the behavior of other state-of-the-art LLC manage-
ment mechanisms for comparison. We report the performance
of X-Mem in container 4 in Fig. 10. During this procedure, we
find after t1, when the working set size of container 4 increases
dramatically, IOCA starts allocating more LLC ways for con-
tainer 4, which are shared with DDIO. To avoid contention be-
tween core and I/O, IOCA shuffles the assigned LLC ways for
container 4 and select container 3 with BE workload to share
LLC ways with DDIO (see Fig. 11). As seen from Fig. 10a,
larger packet sizes will put higher pressure on the LLC ways
for DDIO, interfering with the core more seriously, and thus
drag down the X-Mem’s throughput. Core-only, by simply
allocating two more “idle” (but actually shared with DDIO)
LLC ways for X-Mem, performs well with small packet sizes,
but fails to maintain this trend with larger packet sizes since
the core-I/O contention is mitigated but not eliminated. On the
other hand, IOCA is able to maintain constantly high through-
put with all packet sizes (53.6%-111.5% compared to baseline
and 1.4%-56.0% compared to Core-only) since it not only
allows X-Mem to use more LLC space but also avoids core-
I/O contention. In terms of latency (Fig. 10b), we may find
Core-only does not help much with any packet size since the
randomly accessed data can be in the two X-Mem-dedicated
LLC ways, the two core-I/O shared LLC ways, or memory. On
average, the latency will not be much better than doing nothing
(i.e., baseline). However, IOCA still maintains low latency
(34.5%∼ 52.2% compared to baseline and 32.9%∼ 44.2%
compared to Core-only) regardless of the packet size since it
achieves 100% LLC isolation for container 4.
After t2, since DDIO is sharing (two) LLC ways with con-
tainer 4 again, IOCA detects the unstableness of the system by
of changing LLC ways for DDIO.
7We do this by disabling I/O Demand state and LLC shuffling.
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the increasing LLC miss count of container 4’s core and reshuf-
fles the LLC ways allocation so that the 100% LLC isolation is
still maintained. Core-only, sharing all its four LLC ways with
DDIO, suffers from more severe performance interference
compared to it during t1 and t2, this is especially significant
when packet size is large. Both throughput (Fig. 10c) and
latency (Fig. 10d) are very close to the baseline. It is worth
noting that with small packet sizes, Core-only performs better
in Fig. 10d than in Fig. 10b, which is because the LLC ways
for DDIO in Fig. 10d are more than enough, and the inbound
packet can be distributed to a larger space, which amortizes
the contention.
6.3 Application Results
We evaluate IOCA’s impact on the performance of multi-
ple real-world applications. Specifically, we have two sets of
applications as the non-networking cloud workloads. The first
one is the SPEC2006 benchmark suite [31]. We run selected
memory-sensitive benchmarks [48], all with the ref input. The
second one is RocksDB [19], a storage-centric persistent key-
value store. We use YCSB [13] with 0.99 Zipfian distribution
to test the performance of RocksDB. To avoid any storage I/O
operations, we only load 10K records (1KB per record) so that
all records are in RocksDB’s memtable.
On the other hand, we choose in-memory key-value store
(KVS) and network function virtualization (NFV) service
chain as two representative networking workloads since they
both involve tremendous network traffic and are cache-sensitive,
which are the targeted usages for DDIO and IOCA.
In-memory KVS. We use Redis [78], a popular in-memory
KVS, to conduct the experiment. We run two Redis containers,
each with two dedicated cores, and connect them to the OVS,
which is running on another two dedicated cores. The OVS
and two Redis containers share three LLC ways (no DDIO
overlap). Besides, we have one PS container, which is running
either a SPEC2006 benchmark or RocksDB on one dedicated
core and two LLC ways. We also have two BE containers, each
with two LLC way and one dedicated core, running X-Mem
random-read, but with different working sets (one 1MB, one
10MB). Initially, the LLC ways allocation of the three non-
networking containers are randomly shuffled, and DDIO is not
taken into consideration. The two NICs are connected to the
OVS, and we run YCSB benchmarks from the traffic generator
machines (each using eight threads). We pre-load 1M records
with 1KB size and run different operations for testing.
NFV service chain. We run a FastClick [8]-based stateful
service chain with and without IOCA to show the benefit of
IOCA. This service chain consists of three network functions
(NFs): a firewall based on Click element classifier, a flow
stats based on Click element AggregateIPFlows, and a network
address/port translator (NAPT). Each of the two NICs is vir-
tualized to two VFs with different VLAN tags. We have four
identical containers, each bind to one VF (i.e., each container
processing one VLAN’s traffic), running the service chain on
four separate and dedicated cores. Such four containers share
three LLC ways (no DDIO overlap). The non-networking
workloads are the same as the KVS experiment. We generate
traffic (all 1.5KB packet) of four VLANs from the two traffic
generator machines with equal bandwidth, i.e., 20Gbps per
VLAN.
To isolate the performance impact caused by DDIO and
highlight the two problems this work is committed to tackling,
we temporarily disable IOCA’s functionality of assigning
more/less LLC ways for tenants (but the ways for different ten-
ants will still be shuffled). We first run each application solely
(i.e., solo run in the following figures) to get purely isolated
performance. We then co-run the applications in the aforemen-
tioned scenarios with and without IOCA (i.e., baseline and
IOCA in following figures). We run each case for multiple
times and collect the maximum performance degradation of
each application.
We first report the execution time of each non-networking
application normalized to solo run in Fig. 12. For SPEC2006,
different benchmarks have different working set size and
sensitivity to the cache size [48]. But in general, without
DDIO awareness and IOCA, we can observe a 2.5%∼14.8%
performance degradation when co-running with Redis and
3.5% ∼ 24.9% when co-running with FastClick. Without
DDIO awareness, a non-networking application is likely to be
affected by the networking application which seems to have
complete isolation against it. However, IOCA can effectively
alleviate such degradation to 0.7%∼3.8% and 0.8%∼5.0%,
respectively. The reasons why it is not able to perfectly match
the performance of solo run are: (1) the cache needs to be
warmed up to be effective when IOCA shuffles the LLC ways
for tenants, (2) partial LLC way overlap with DDIO may be
inevitable when IOCA assigns more LLC ways for DDIO
(e.g., High Keep state), and (3) the memory bandwidth con-
sumed by the networking applications may also affect the
performance of non-networking applications [73, 86]. Ap-
plying Intel Memory Bandwidth Allocation (MBA) can solve
this problem, which is out of the scope of this paper. Simi-
larly, different YCSB workloads for RocksDB have different
cache locality requirements and thus are affected by network-
ing applications to various extents (i.e., 2.6%∼ 14.9% and
6.5%∼20.6%, respectively). Again, IOCA is able to shuffle
the LLC ways of the non-networking application so that it is
isolated from DDIO as much as possible, which leads to only
1.2% ∼ 2.6% and 2.0% ∼ 4.9% performance (throughput)
degradation, respectively. Also note that, with more intensive
network traffic (i.e., line-rate for both inbound and outbound
traffic), FastClick generally exerts more impact on the per-
formance of non-networking applications than on Redis. We
expect Redis to be impacted more severely when running more
Redis instances on a single server.
We also report the latency performance of RocksDB in
Fig. 13. Since there can be more than one type of operation
in a single YCSB benchmark, we normalize the latency of
each operation and calculate the weighted average value (i.e.,
normalized weighted latency). Since the key-value data of
RocksDB can be evicted from the LLC to the main memory by
the inbound DDIO data, the average latency performance can
be much worse than solo run (i.e., as high as for 14.1% Redis
and 19.7% for FastClick). On the other hand, IOCA can help
mitigate such unexpected eviction by shuffling the LLC ways
for the non-networking application, resulting in at most 6.4%
and 9.9% longer latency, respectively.
We then discuss the performance of networking applica-
tions. Fig. 14 depicts the YCSB results of Redis. In the
baseline, since DDIO is not considered, if an application that
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Figure 14: Redis performance on different YCSB workloads.
heavily consumes cache resource (e.g., X-Mem with 10MB
working set, mcf, omnetpp, and xalancbmk in SPEC2006, and
RocksDB) happens to be sharing LLC ways with DDIO, not
only such non-networking application itself but also the net-
working applications will be adversely impacted. Specif-
ically, we can see 7.1% ∼ 24.5% throughput degradation,
7.9%∼ 26.5% longer average latency, and 10.1%∼ 20.4%
longer tail latency among different YCSB workloads, espe-
cially with workloads that involve dense read operations (i.e.,
A, B, and C). IOCA mitigates such degradation by (1) allocate
more LLC ways for DDIO to inject inbound packets into the
LLC, and (2) shuffling LLC ways to minimize, if not eliminate,
the overlap between DDIO and cache-hungry applications.
These two methods seem a little contradictory since more
LLC ways for DDIO means more chance to overlap with other
applications. But actually, with more LLC ways for DDIO,
inbound packets can be distributed evenly among LLC ways,
amortizing pressure on each single LLC way. Even if a few
ways are overlapped, the overall benefit still outperforms the
adverse impact. As a result, IOCA minimizes the performance
degradation to 2.8%∼5.6%, 2.9%∼8.9%, and 2.8%∼8.7%.
Regarding FastClick, since we are using traffic of large
packet, the CPU core is not the bottleneck of packet processing,
we do not observe meaningful throughput drop of the service
chain. Also, due to the limitation of the software packet gen-
erator [52] we are using, we are not able to report the average
and tail latency. But we do see a lower maximum round-trip la-
tency and fewer time variances (i.e., a large difference between
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Figure 15: IOCA execution time with different tenant counts.
the round-trip latency of two consecutive packets) with IOCA,
compared to baseline. This shows, allowing more packets to
be fetched and processed from the LLC, IOCA makes the
performance of the FastClick service chain more stable.
6.4 IOCA Overhead
We finally investigate the overhead of the IOCA user-space
daemon. Specifically, we set up different numbers of ten-
ants and measure IOCA’s execution time of each interval
(excluding the initialization time and sleep time). We mea-
sure two cases: (1) each tenant has one dedicated core, and
(2) each tenant has two dedicated cores. We run the IOCA
daemon on the its dedicated core for 1000 seconds and report
the average values of execution time. We classify the results
into two categories, i.e., Stable (only the Poll Prof Data time)
and Unstable (Poll Prof Data + State Transition + LLC Re-
alloc time), and depict them in Fig. 158.
First, we find that most of IOCA’s execution time is spent on
the Poll Prof Data step, while conducting State Transition
and LLC Re-alloc is relatively cheap. This is because, in Poll
Prof Data step, the IOCA daemon needs to read and write
CPU hardware performance counters, each with costly context-
switch (recall that the instruction that reads the counters is ring-
0). In contrast, the State Transition step is mainly branches
and numerical comparison, and LLC Re-alloc typically only
involves a couple of (i.e., fewer than five) CPU register writes.
Second, IOCA’s execution time increases roughly sub-
linearly with the number of cores it is monitoring. Since
IPC and LLC reference/miss are per-core metrics, monitor-
ing more cores means more counter read operations, which
is the dominant part of the execution time. At the same time,
with the same number of cores, fewer tenants correspond to
a shorter time, since some of the counter read operations co-
alesce, and the overhead of context-switch is alleviated. Even
with a large number of cores, IOCA’s execution time does
not exceed 800us, which shows the lightweightness and effi-
ciency of IOCA. That is, given the one-second interval in this
paper, IOCA, if co-running on a tenant’s core, may only add
8Since our CPU only has 18 cores, for the two cores per tenant case,
we have at most eight tenants.
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negligible overhead (i.e., at most 0.08%) to the system.
7. DISCUSSION
Storage. As we mentioned, DDIO is a technology for all PCIe
devices. In this paper, we mainly focus on the performance in-
terference of LLC caused by NIC. However, NIC is not the only
factor that can affect the LLC. Storage, as another essential sys-
tem building block, can also lead to interference. Such interfer-
ence can be especially significant as high-speed NVMe drives
(bandwidth as high as 2.5GB/s [40]) being used with user-
space storage stacks (e.g., SPDK [96]). We believe that IOCA
can be used for storage devices as well by future extension.
DDIO for the remote socket. Currently, DDIO only supports
the local socket. That is, inbound packets are only injected
into the socket that the corresponding I/O device is attached
to, even if the application is running on a remote socket [56].
Hence, we are constrained to only leverage and monitor the
LLC on the local socket. One solution to overcome this con-
straint is to apply the multi-socket NIC technology [64, 82] so
that the inbound packets from the same NIC can be directly
dispatched to their corresponding socket. We also expect that
DDIO can be extended to support remote sockets through
socket interconnect (i.e., Intel UPI) in future CPUs.
Future DDIO consideration. The current DDIO implemen-
tation in Intel CPUs does not distinguish among devices and
applications. That is, inbound traffic (both write update and
write allocat) from various PCIe devices is treated the same.
This, in turn, may cause performance interference between
applications that use DDIO simultaneously. For example, a
BE batch application (e.g., Hadoop) with heavy inbound traffic
may evict the data of other PS applications (e.g., Redis, NFs)
from DDIO’s LLC ways, which leads to performance degrada-
tion of those PS applications. However, the batch applications,
whose performance is insensitive to the memory access la-
tency, cannot get significant benefit from fetching data from
the LLC instead of the memory. We expect that DDIO in future
Intel CPUs can be device-aware. I.e., it can assign different
LLC ways to different PCIe devices, or even different queues
in a single device, just like what CAT does on CPU cores. And
IOCA can further evolve to leverage such awareness.
8. RELATED WORK
8.1 Cache Partitioning and Isolation
Both industry and academia have been focusing on cache
management for a long time. On the hardware side, many
mechanisms [1, 7, 76, 77, 80, 87, 90, 92, 93] have been pro-
posed for cache partitioning with different granularities. How-
ever, most of them require significant hardware/OS changes
and thus have only been evaluated in the simulation environ-
ment. On the software side, page coloring [11, 97, 98] is one of
the representative techniques. Page coloring requires no hard-
ware changes, but its high overhead and low flexibility [17, 95]
prevent it from being widely adopted.
Intel RDT [32, 41] first provides hardware support for flex-
ible cache resource management in practice. It provides soft-
ware with interfaces for cache (and memory) monitoring and
partitioning in the granularity of per core and per LLC way.
Based on this technique, recent works [17, 24, 58, 73, 81,
94, 95] have developed approaches to dynamically allocate
cache resources for applications with different characteristics,
and thus achieve higher performance and resource utilization.
However, all of them only consider the cache interference
from the core side, but not the I/O side. CacheDirector [20]
proposes a means to better utilize DDIO feature by directing
the most critical data to the core’s local LLC slice, but it does
not consider the performance interference. In this paper, we
demonstrate that high-speed I/O in modern servers can also
introduce interference to CPU’s LLC and proposes IOCA
to mitigate the issue. IOCA is complementary to these prior
works and can work with them to provide more comprehensive
LLC management solutions.
8.2 I/O Performance Partitioning
There are plenty of works related to partitioning I/O for dif-
ferent applications/tenants. For example, QJUMP [28] gives
applications different priorities to reduce network interference
in the data center. Loom [83] leverages packet scheduling in
NIC to achieve performance isolation. mClock [29] devel-
oped an algorithm for I/O resource allocation in a hypervisor.
IOFlow [84], VDC [3], and GIFT [74] propose system-level
I/O bandwidth isolation solutions for the storage service in
data centers. PARTIES [21] considers both I/O and CPU re-
sources for collocated latency-sensitive tenants. Snap [62] and
TAS [51] deal with multi-tenancy and high data rate I/O by
encapsulating the network in a single service, lowering tenan-
t/application management complexity. While these solutions
provide isolation from different levels (device, OS, applica-
tion, etc.), none of them has investigated the interference of
I/O to CPU’s LLC, which inevitably leads to applications’ per-
formance drop in I/O intensive scenarios. IOCA provides the
capability of identifying and alleviate such interference and
thus can work with those I/O partitioning techniques together
for better end-to-end performance isolation.
9. CONCLUSION
In modern cloud servers with Intel DDIO technology, I/O
has become an important factor that affects the performance
and utilization of CPU’s LLC. In this paper, we first sum-
marized two problems caused by DDIO, and then proposed
IOCA, the first I/O-aware mechanism for LLC management,
which allocates LLC ways for not only the core but also the
I/O. Our experiments showed that IOCA is able to effectively
reduce the performance interference caused by DDIO between
applications. We hope this paper can attract more attention to
the study of I/O-aware LLC management in the system and
architecture communities.
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